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1. General  description
The 74LVC169 is a synchronous presettable 4-bit binary counter which features an 
internal look-ahead carry circuitry for cascading in high-speed counting applications. 
Synchronous operation is provided by having all flip-flops clocked simultaneously so that 
the outputs (pins Q0 to Q3) change simultaneously with each other when so instructed by 
the count-enable (pins CEP and CET) inputs and internal gating. This mode of operation 
eliminates the output counting spikes that are normally associated with asynchronous 
(ripple clock) counters. A buffered clock (pin CP) input triggers the four flip-flops on the 
LOW-to-HIGH transition of the clock.
The counter is fully programmable; that is, the outputs may be preset to any number 
between 0 and its maximum count. Presetting is synchronous with the clock and takes 
place regardless of the levels of the count enable inputs. A LOW level on the parallel 
enable (pin PE) input disables the counter and causes the data at the Dn input to be 
loaded into the counter on the next LOW-to-HIGH transition of the clock. The direction of 
the counting is controlled by the up/down (pin U/D) input. When pin U/D is HIGH, the 
counter counts up, when LOW, it counts down.
The look-ahead carry circuitry is provided for cascading counters for n-bit synchronous 
applications without additional gating. Instrumental in accomplishing this function are two 
count-enable (pins CEP and CET) inputs and a terminal count (pin TC) output. Both 
count-enable (pins CEP and CET) inputs must be LOW to count. Input pin CET is fed 
forward to enable the terminal count (pin TC) output. Pin TC thus enabled will produce a 
LOW-level output pulse with a duration approximately equal to a HIGH level portion of 
pin Q0 output. The LOW level pin TC pulse is used to enable successive cascaded 
stages.
The 74LVC169 uses edge triggered J-K type flip-flops and has no constraints on changing 
the control of data input signals in either state of the clock. The only requirement is that 
the various inputs attain the desired state at least a set-up time before the next 
LOW-to-HIGH transition of the clock and remain valid for the recommended hold time 
thereafter.
The parallel load operation takes precedence over the other operations, as indicated in 
the mode select table. When pin PE is LOW, the data on the input pins D0 to D3 enters 
the flip-flops on the next LOW-to-HIGH transition of the clock.
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In order for counting to occur, both pins CEP and CET must be LOW and pin PE must be 
HIGH. The pin U/D input determines the direction of the counting. The terminal count 
output pin TC output is normally HIGH and goes LOW, provided that pin CET is LOW, 
when a counter reaches 15 in the count up mode. The pin TC output state is not a function 
of the count-enable parallel (pin CEP) input level. Since pin TC signal is derived by 
decoding the flip-flop states, there exists the possibility of decoding spikes on pin TC. For 
this reason the use of pin TC as a clock signal is not recommended; see the following 
logic equations:
 
 
 
2.  Features and benefits
 5 V tolerant inputs for interfacing with 5 V logic
 Wide supply voltage range from 1.2 V to 3.6 V
 CMOS low power consumption
 Direct interface with TTL levels
 Up/down counting
 Two count enable inputs for n-bit cascading
 Built-in look-ahead carry capability
 Presettable for programmable operation
 Complies with JEDEC standard:
 JESD8-7A (1.65 V to 1.95 V)
 JESD8-5A (2.3 V to 2.7 V)
 JESD8-C/JESD36 (2.7 V to 3.6 V)
 ESD protection:
 HBM JESD22-A114F exceeds 2000 V
 MM JESD22-A115-B exceeds 200 V
 CDM JESD22-C101E exceeds 1000 V
 Multiple package options
 Specified from 40 Ct o+ 8 5C and from 40 Ct o+ 1 2 5C
count enable CEP CET PE   =
count up: TC Q3 Q2 Q1 Q0 CET U D       =
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3. Ordering  information
 
4. Functional  diagram
 
Table 1. Ordering information
Type number Temperature range Package
Name Description Version
74LVC169D 40 Ct o+ 1 2 5C SO16 plastic small outline package; 16 leads; 
body width 3.9 mm
SOT109-1
74LVC169DB 40 Ct o+ 1 2 5C SSOP16 plastic shrink small outline package; 16 leads; 
body width 5.3 mm
SOT338-1
74LVC169PW 40 Ct o+ 1 2 5C TSSOP16 plastic thin shrink small outline package; 16 leads; 
body width 4.4 mm
SOT403-1
74LVC169BQ 40 Ct o+ 1 2 5C DHVQFN16 plastic dual in-line compatible thermal enhanced very thin 
quad flat package; no leads; 16 terminals; 
body 2.5  3.5  0.85 mm
SOT763-1
Fig 1. Logic symbol Fig 2. IEC logic symbol
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Fig 3. Logic diagram
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5. Pinning  information
5.1 Pinning
 
5.2 Pin description
 
(1) This is not a supply pin. The substrate is attached to this 
pad using conductive die attach material. There is no 
electrical or mechanical requirement to solder this pad. 
However, if it is soldered, the solder land should remain 
floating or be connected to GND.
Fig 4. Pin configuration for SO16 and (T)SSOP16 Fig 5. Pin configuration for DHVQFN16
74LVC169
U/D VCC
CP TC
D0 Q0
D1 Q1
D2 Q2
D3 Q3
CEP CET
GND PE
001aaa644
1
2
3
4
5
6
7
8
10
9
12
11
14
13
16
15
001aaa682
74LVC169
CEP CET
D3 Q3
D2
GND(1)
Q2
D1 Q1
D0 Q0
CP TC
G
N
D
P
E
U
/
D
V
C
C
Transparent top view
7 10
6 11
5 12
4 13
3 14
2 15
8
9
1
1
6
terminal 1
index area
Table 2. Pin description
Symbol Pin Description
U/D 1 up/down control input
CP 2 clock input (LOW-to-HIGH, edge-triggered)
D0 to D3 3, 4, 5, 6 data input
CEP 7 count enable input (active LOW)
GND 8 ground (0 V)
PE 9 parallel enable input (active LOW)
CET 10 count enable carry input (active LOW)
Q0 to Q3 14, 13, 12, 11 flip-flop output
TC 15 terminal count output (active LOW)
VCC 16 supply voltage74LVC169 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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6. Functional  description
 
[1] H = HIGH voltage level steady state
h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition
L = LOW voltage level steady state
l = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition
qn = Lower case letters indicate state of referenced output prior to the LOW-to-HIGH clock transition
X = don’t care
 = LOW-to-HIGH clock transition
* = The TC is LOW when CET is LOW and the counter is at terminal count
Terminal count up is (HHHH) and terminal count down is (LLLL)
 
 
Table 3. Function table[1]
Operating mode Input Output
CP U/D CEP CET PE Dn Qn TC
Parallel load (Dn to Qn)  XXXI I L *
 XXXl hH *
Count up (increment)  h I I h X count up *
Count down (decrement)  I I I h X count down *
Hold (do nothing)  XhXhXq n *
 XXXhXq n H
Fig 6. State diagram
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The following sequence is illustrated:
- Load (preset) to thirteen.
- Count up to fourteen, fifteen (maximum), zero, one and two.
- Inhibit.
- Count down to one, zero (minimum), fifteen, fourteen and thirteen.
Fig 7. Typical timing sequence
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7. Limiting  values
 
[1] The minimum input voltage ratings may be exceeded if the input current ratings are observed.
[2] The output voltage ratings may be exceeded if the output current ratings are observed.
[3] For SO16 packages: above 70 C the value of Ptot derates linearly with 8 mW/K.
For (T)SSOP16 packages: above 60 C the value of Ptot derates linearly with 5.5 mW/K.
For DHVQFN16 packages: above 60 C the value of Ptot derates linearly with 4.5 mW/K.
8.  Recommended operating conditions
 
Table 4. Limiting values
In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions Min Max Unit
VCC supply voltage 0.5 +6.5 V
IIK input clamping current VI <0  V 50 - mA
VI input voltage [1] 0.5 +5.5 V
IOK output clamping current VO >V CC or VO <0  V - 50 mA
VO output voltage [2] 0.5 VCC +0 . 5 V
IO output current - 50 mA
ICC supply current - 100 mA
IGND ground current 100 - mA
Tstg storage temperature 65 +150 C
Ptot total power dissipation Tamb = 40 Ct o+ 1 2 5C [3] -5 0 0m W
Table 5. Recommended operating conditions
Symbol Parameter Conditions Min Typ Max Unit
VCC supply voltage 1.65 - 3.6 V
functional 1.2 - - V
VI input voltage 0 - 5.5 V
VO output voltage 0 - VCC V
Tamb ambient temperature in free air 40 - +125 C
t/V input transition rise and fall rate VCC = 1.65 V to 2.7 V 0 - 20 ns/V
VCC = 2.7 V to 3.6 V 0 - 10 ns/V74LVC169 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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9. Static  characteristics
 
[1] All typical values are measured at VCC = 3.3 V (unless stated otherwise) and Tamb =2 5C.
Table 6. Static characteristics
At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).
Symbol Parameter Conditions 40 C to +85 C 40 C to +125 C Unit
Min Typ[1] Max Min Max
VIH HIGH-level 
input voltage
VCC = 1.2 V 1.08 - - 1.08 - V
VCC = 1.65 V to 1.95 V 0.65  VCC - - 0.65  VCC -V
VCC = 2.3 V to 2.7 V 1.7 - - 1.7 - V
VCC = 2.7 V to 3.6 V 2.0 - - 2.0 - V
VIL LOW-level 
input voltage
VCC = 1.2 V - - 0.12 - 0.12 V
VCC = 1.65 V to 1.95 V - - 0.35  VCC -0 . 3 5    VCC V
VCC = 2.3 V to 2.7 V - - 0.7 - 0.7 V
VCC = 2.7 V to 3.6 V - - 0.8 - 0.8 V
VOH HIGH-level 
output 
voltage
VI =V IH or VIL
IO = 100 A; 
VCC =1 . 6 5Vt o3 . 6V
VCC  0.2 - - VCC  0.3 - V
IO = 4m A ;  V CC = 1.65 V 1.2 - - 1.05 - V
IO = 8m A ;  V CC = 2.3 V 1.8 - - 1.65 - V
IO = 12 mA; VCC = 2.7 V 2.2 - - 2.05 - V
IO = 18 mA; VCC = 3.0 V 2.4 - - 2.25 - V
IO = 24 mA; VCC = 3.0 V 2.2 - - 2.0 - V
VOL LOW-level 
output 
voltage
VI =V IH or VIL
IO = 100 A; 
VCC =1 . 6 5Vt o3 . 6V
- - 0.2 - 0.3 V
IO =4m A ;  V CC = 1.65 V - - 0.45 - 0.65 V
IO =8m A ;  V CC = 2.3 V - - 0.6 - 0.8 V
IO =1 2m A ;  V CC = 2.7 V - - 0.4 - 0.6 V
IO =2 4m A ;  V CC = 3.0 V - - 0.55 - 0.8 V
II input 
leakage 
current
VCC = 3.6 V; VI =5 . 5Vo rG N D - 0.1 5- 20 A
ICC supply 
current
VCC = 3.6 V; VI =V CC or GND; 
IO =0A
-0 . 1 1 0 - 4 0 A
ICC additional 
supply 
current
per input pin; VCC = 2.7 V to 3.6 V; 
VI =V CC  0.6 V; IO =0A
-5 5 0 0 - 5 0 0 0 A
CI input 
capacitance
VCC = 0 V to 3.6 V; 
VI =G N Dt oV CC
-5 . 0- - - p F74LVC169 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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10. Dynamic characteristics
 
Table 7. Dynamic characteristics
Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 13.
Symbol Parameter Conditions 40 C to +85 C 40 C to +125 C Unit
Min Typ[1] Max Min Max
tpd propagation delay CP to Qn; see Figure 8 [2]
VCC = 1.2 V - 17 - - - ns
VCC = 1.65 V to 1.95 V 1.5 7.1 13.1 1.5 15.1 ns
VCC = 2.3 V to 2.7 V 2.4 4.1 7.4 2.4 8.6 ns
VCC = 2.7 V 1.5 3.9 7.2 1.5 9.0 ns
VCC = 3.0 V to 3.6 V 1.5 3.7 6.6 1.5 10.0 ns
CP to TC; see Figure 8 [2]
VCC = 1.2 V - 21 - - - ns
VCC = 1.65 V to 1.95 V 2.0 8.5 14.9 2.0 17.2 ns
VCC = 2.3 V to 2.7 V 3.0 4.9 8.4 3.0 9.7 ns
VCC = 2.7 V 1.5 4.7 8.8 1.5 11.0 ns
VCC = 3.0 V to 3.6 V 1.5 4.4 7.5 1.5 9.5 ns
CET to TC; see Figure 9 [2]
VCC = 1.2 V - 19 - - - ns
VCC = 1.65 V to 1.95 V 1.5 6.6 12.3 1.5 14.2 ns
VCC = 2.3 V to 2.7 V 2.2 3.8 7.0 2.2 8.1 ns
VCC = 2.7 V 1.5 4.0 7.2 1.5 9.0 ns
VCC = 3.0 V to 3.6 V 1.5 3.4 6.2 1.5 8.0 ns
U/D to TC; see Figure 10 [2]
VCC = 1.2 V - 21 - - - ns
VCC = 1.65 V to 1.95 V 1.0 7.3 13.7 1.0 15.8 ns
VCC = 2.3 V to 2.7 V 1.7 4.2 7.7 1.7 8.9 ns
VCC = 2.7 V 1.5 4.4 8.2 1.5 10.5 ns
VCC = 3.0 V to 3.6 V 1.5 3.8 6.9 1.5 9.0 ns
tW pulse width CP HIGH or LOW; see Figure 8
VCC = 1.65 V to 1.95 V 6.0 - - 6.0 - ns
VCC = 2.3 V to 2.7 V 5.0 - - 5.0 - ns
VCC = 2.7 V 5.0 - - 5.0 - ns
VCC = 3.0 V to 3.6 V 4.0 1.2 - 4.0 - ns74LVC169 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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tsu set-up time Dn to CP; see Figure 11
VCC = 1.65 V to 1.95 V 5.5 - - 5.5 - ns
VCC = 2.3 V to 2.7 V 4.5 - - 4.5 - ns
VCC = 2.7 V 3.0 - - 3.0 - ns
VCC = 3.0 V to 3.6 V 2.5 1.0 - 2.5 - ns
PE to CP; see Figure 11
VCC = 1.65 V to 1.95 V 4.5 - - 4.5 - ns
VCC = 2.3 V to 2.7 V 4.0 - - 4.0 - ns
VCC = 2.7 V 3.5 - - 3.5 - ns
VCC = 3.0 V to 3.6 V 3.0 1.2 - 3.0 - ns
U/D to CP; see Figure 12
VCC = 1.65 V to 1.95 V 9.0 - - 9.0 - ns
VCC = 2.3 V to 2.7 V 7.0 - - 7.0 - ns
VCC = 2.7 V 6.5 - - 6.5 - ns
VCC = 3.0 V to 3.6 V 5.5 2.8 - 5.5 - ns
CEP, CET to CP; see Figure 12
VCC = 1.65 V to 1.95 V 9.0 - - 9.0 - ns
VCC = 2.3 V to 2.7 V 6.0 - - 6.0 - ns
VCC = 2.7 V 5.5 - - 5.5 - ns
VCC = 3.0 V to 3.6 V 4.5 2.1 - 4.5 - ns
th hold time Dn, PE, CEP, CET, U/D to CP; 
see Figure 11 and 12
VCC = 1.65 V to 1.95 V 1.0 - - 1.0 - ns
VCC = 2.3 V to 2.7 V 1.0 - - 1.0 - ns
VCC = 2.7 V 0.0 - - 0.0 - ns
VCC = 3.0 V to 3.6 V 0.5 0.0 - 0.5 - ns
fmax maximum 
frequency
see Figure 8
VCC = 1.65 V to 1.95 V 100 - - 80 - MHz
VCC = 2.3 V to 2.7 V 125 - - 100 - MHz
VCC = 2.7 V 150 - - 120 - MHz
VCC = 3.0 V to 3.6 V 150 200 - 120 - MHz
tsk(o) output skew time VCC = 3.0 V to 3.6 V [3] - - 1.0 - 1.5 ns
Table 7. Dynamic characteristics …continued
Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 13.
Symbol Parameter Conditions 40 C to +85 C 40 C to +125 C Unit
Min Typ[1] Max Min Max74LVC169 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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[1] Typical values are measured at Tamb =2 5C and VCC = 1.2 V, 1.8 V, 2.5 V, 2.7 V and 3.3 V respectively.
[2] tpd is the same as tPLH and tPHL.
[3] Skew between any two outputs of the same package switching in the same direction. This parameter is guaranteed by design.
[4] CPD is used to determine the dynamic power dissipation (PD in W).
PD =C PD  VCC
2  fi  N+(CL  VCC
2  fo) where:
fi = input frequency in MHz; fo = output frequency in MHz
CL = output load capacitance in pF
VCC = supply voltage in Volt
N = number of inputs switching
(CL  VCC
2  fo) = sum of outputs
11. Waveforms
 
CPD power dissipation 
capacitance
per input pin; VI = GND to VCC
[4]
VCC = 1.65 V to 1.95 V - 12.7 - - - pF
VCC = 2.3 V to 2.7 V - 16.4 - - - pF
VCC = 3.0 V to 3.6 V - 19.7 - - - pF
Table 7. Dynamic characteristics …continued
Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 13.
Symbol Parameter Conditions 40 C to +85 C 40 C to +125 C Unit
Min Typ[1] Max Min Max
Measurement points are given in Table 8.
Logic levels: VOL and VOH are the typical output voltage levels that occur with the output load.
Fig 8. Clock (CP) to outputs (Qn, TC) propagation delays, the clock pulse width, and the maximum frequency
001aaa651
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Measurement points are given in Table 8.
Logic levels: VOL and VOH are the typical output voltage levels that occur with the output load.
Fig 9. Input (CET) to output (TC) propagation delays
001aaa652
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Measurement points are given in Table 8.
Logic levels: VOL and VOH are the typical output voltage levels that occur with the output load.
Fig 10. The up/down control input (U/D) to output (TC) propagation delays
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The shaded areas indicate when the input is permitted to change for predictable output performance.
Measurement points are given in Table 8.
Logic levels: VOL and VOH are the typical output voltage levels that occur with the output load.
Fig 11. Set-up and hold times for the input (Dn) and parallel enable input (PE)
001aaa654
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The shaded areas indicate when the input is permitted to change for predictable output performance.
Measurement points are given in Table 8.
Logic levels: VOL and VOH are the typical output voltage levels that occur with the output load.
Fig 12. Set-up and hold times for count enable inputs (CEP and CET) and control input (U/D)
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Table 8. Measurement points
Supply voltage Input Output
VCC VI VM VM
1.2 V VCC 0.5  VCC 0.5  VCC
1.65 V to 1.95 V VCC 0.5  VCC 0.5  VCC
2.3 V to 2.7 V VCC 0.5  VCC 0.5  VCC
2.7 V 2.7 V 1.5 V 1.5 V
3.0 V to 3.6 V 2.7 V 1.5 V 1.5 V74LVC169 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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[1] The circuit performs better when RL = 1000 k.
Test data is given in Table 9.
Definitions for test circuit:
RL = Load resistance.
CL = Load capacitance including jig and probe capacitance.
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.
VEXT = External voltage for measuring switching times.
Fig 13. Test circuit for measuring switching times
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VM VM
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10 %
tf
tr
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tf
001aae331
VEXT
VCC
VI VO
DUT
CL RT
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G
Table 9. Test data
Supply voltage Input Load S1 position
VCC VI tr, tf CL RL tPLH, tPHL
1.2 V VCC  2 ns 30 pF 1 k[1] open
1.65 V to 1.95 V VCC  2 ns 30 pF 1 k[1] open
2.3 V to 2.7 V VCC  2 ns 30 pF 500  open
2 . 7V 2 . 7V  2 . 5n s 5 0p F 5 0 0   open
3 . 0Vt o3 . 6V 2 . 7V  2 . 5n s 5 0p F 5 0 0   open74LVC169 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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12. Application information
 
Fig 14. Synchronous multistage counting scheme
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13. Package outline
 
Fig 15. Package outline SOT109-1 (SO16)
X
w M
θ
A A1
A2
bp
D
HE
Lp
Q
detail X
E
Z
e
c
L
v M A
(A  ) 3
A
8
9
1
16
y
pin 1 index
UNIT
A
max. A1 A2 A3 bp cD (1) E(1) (1) eH E LL p QZ y w v θ
 REFERENCES OUTLINE
VERSION
EUROPEAN
PROJECTION ISSUE DATE
 IEC  JEDEC  JEITA
mm
inches
1.75
0.25
0.10
1.45
1.25 0.25
0.49
0.36
0.25
0.19
10.0
9.8
4.0
3.8
1.27 6.2
5.8
0.7
0.6
0.7
0.3 8
0
o
o
0.25 0.1
DIMENSIONS (inch dimensions are derived from the original mm dimensions)
Note
1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. 
1.0
0.4
 SOT109-1
99-12-27
03-02-19  076E07  MS-012
0.069
0.010
0.004
0.057
0.049 0.01
0.019
0.014
0.0100
0.0075
0.39
0.38
0.16
0.15
0.05
1.05
0.041 0.244
0.228
0.028
0.020
0.028
0.012
0.01
0.25
0.01 0.004
0.039
0.016
0 2.5 5 mm
scale
SO16: plastic small outline package; 16 leads; body width 3.9 mm SOT109-174LVC169 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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Fig 16. Package outline SOT338-1 (SSOP16)
UNIT A1 A2 A3 bp cD (1) E(1) eH E LL p QZ y w v θ
 REFERENCES OUTLINE
VERSION
EUROPEAN
PROJECTION ISSUE DATE
 IEC  JEDEC  JEITA
mm 0.21
0.05
1.80
1.65 0.25
0.38
0.25
0.20
0.09
6.4
6.0
5.4
5.2 0.65 1.25
7.9
7.6
1.03
0.63
0.9
0.7
1.00
0.55
8
0
o
o 0.13 0.2 0.1
DIMENSIONS (mm are the original dimensions)
Note
1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. 
 SOT338-1
99-12-27
03-02-19
(1)
w M
bp
D
HE
E
Z
e
c
v M A
X
A
y
1 8
16 9
θ
A
A1
A2
Lp
Q
detail X
L
(A  ) 3
 MO-150
pin 1 index
0 2.5 5 mm
scale
SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm SOT338-1
A
max.
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Fig 17. Package outline SOT403-1 (TSSOP16)
UNIT A1 A2 A3 bp cD (1) E (2) (1) eH E LL p QZ y w v θ
 REFERENCES OUTLINE
VERSION
EUROPEAN
PROJECTION ISSUE DATE
 IEC  JEDEC  JEITA
mm 0.15
0.05
0.95
0.80
0.30
0.19
0.2
0.1
5.1
4.9
4.5
4.3
0.65
6.6
6.2
0.4
0.3
0.40
0.06
8
0
o
o 0.13 0.1 0.2 1
DIMENSIONS (mm are the original dimensions)
Notes
1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.
0.75
0.50
 SOT403-1  MO-153
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e
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18
16 9
θ
A A1
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Q
detail X
L
(A  ) 3
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E
c
v M A
X
A
y
0 2.5 5 mm
scale
TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm SOT403-1
A
max.
1.1
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Fig 18. Package outline SOT763-1 (DHVQFN16)
terminal 1
index area
0.5 1
A1 Eh b UNIT y e
0.2
c
 REFERENCES OUTLINE
VERSION
EUROPEAN
PROJECTION ISSUE DATE
 IEC  JEDEC  JEITA
mm 3.6
3.4
Dh
2.15
1.85
y1
2.6
2.4
1.15
0.85
e1
2.5
0.30
0.18
0.05
0.00
0.05 0.1
DIMENSIONS (mm are the original dimensions)
 SOT763-1 MO-241 - - - - - -
0.5
0.3
L
0.1
v
0.05
w
0 2.5 5 mm
scale
SOT763-1
DHVQFN16: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads;
16 terminals; body 2.5 x 3.5 x 0.85 mm
A(1)
max.
A
A1
c
detail X
y y1 C e
L
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Dh
e
e1
b
27
15 10
9
8 1
16
X
D
E
C
B A
terminal 1
index area
A C
C
B v M
w M
E(1)
Note
1. Plastic or metal protrusions of 0.075 mm maximum per side are not included. 
D(1)
02-10-17
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14. Abbreviations
 
15. Revision history
 
Table 10. Abbreviations
Acronym Description
CDM Charged Device Model
DUT Device Under Test
ESD ElectroStatic Discharge
HBM Human Body Model
MM Machine Model
TTL Transistor-Transistor Logic
Table 11. Revision history
Document ID Release date Data sheet status Change notice Supersedes
74LVC169 v.6 20121129 Product data sheet - 74LVC169 v.5
Modifications: • Table 4, Table 5, Table 6, Table 7, Table 8 and Table 9: values added for lower voltage 
ranges.
74LVC169 v.5 20090608 Product data sheet - 74LVC169 v.4
74LVC169 v.4 20041014 Product specification - 74LVC169 v.3
74LVC169 v.3 20040512 Product specification - 74LVC169 v.2
74LVC169 v.2 19980520 Product specification - 74LVC169 v.1
74LVC169 v.1 19960823 Product specification - -74LVC169 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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16. Legal information
16.1 Data  sheet  status
 
[1] Please consult the most recently issued document before initiating or completing a design. 
[2] The term ‘short data sheet’ is explained in section “Definitions”. 
[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status 
information is available on the Internet at URL http://www.nxp.com. 
16.2 Definitions
Draft — The document is a draft version only. The content is still under 
internal review and subject to formal approval, which may result in 
modifications or additions. NXP Semiconductors does not give any 
representations or warranties as to the accuracy or completeness of 
information included herein and shall have no liability for the consequences of 
use of such information.
Short data sheet — A short data sheet is an extract from a full data sheet 
with the same product type number(s) and title. A short data sheet is intended 
for quick reference only and should not be relied upon to contain detailed and 
full information. For detailed and full information see the relevant full data 
sheet, which is available on request via the local NXP Semiconductors sales 
office. In case of any inconsistency or conflict with the short data sheet, the 
full data sheet shall prevail.
Product specification — The information and data provided in a Product 
data sheet shall define the specification of the product as agreed between 
NXP Semiconductors and its customer, unless NXP Semiconductors and 
customer have explicitly agreed otherwise in writing. In no event however, 
shall an agreement be valid in which the NXP Semiconductors product is 
deemed to offer functions and qualities beyond those described in the 
Product data sheet.
16.3 Disclaimers
Limited warranty and liability — Information in this document is believed to 
be accurate and reliable. However, NXP Semiconductors does not give any 
representations or warranties, expressed or implied, as to the accuracy or 
completeness of such information and shall have no liability for the 
consequences of use of such information. NXP Semiconductors takes no 
responsibility for the content in this document if provided by an information 
source outside of NXP Semiconductors.
In no event shall NXP Semiconductors be liable for any indirect, incidental, 
punitive, special or consequential damages (including - without limitation - lost 
profits, lost savings, business interruption, costs related to the removal or 
replacement of any products or rework charges) whether or not such 
damages are based on tort (including negligence), warranty, breach of 
contract or any other legal theory. 
Notwithstanding any damages that customer might incur for any reason 
whatsoever, NXP Semiconductors’ aggregate and cumulative liability towards 
customer for the products described herein shall be limited in accordance 
with the Terms and conditions of commercial sale of NXP Semiconductors.
Right to make changes — NXP Semiconductors reserves the right to make 
changes to information published in this document, including without 
limitation specifications and product descriptions, at any time and without 
notice. This document supersedes and replaces all information supplied prior 
to the publication hereof.
Suitability for use — NXP Semiconductors products are not designed, 
authorized or warranted to be suitable for use in life support, life-critical or 
safety-critical systems or equipment, nor in applications where failure or 
malfunction of an NXP Semiconductors product can reasonably be expected 
to result in personal injury, death or severe property or environmental 
damage. NXP Semiconductors and its suppliers accept no liability for 
inclusion and/or use of NXP Semiconductors products in such equipment or 
applications and therefore such inclusion and/or use is at the customer’s own 
risk.
Applications — Applications that are described herein for any of these 
products are for illustrative purposes only. NXP Semiconductors makes no 
representation or warranty that such applications will be suitable for the 
specified use without further testing or modification. 
Customers are responsible for the design and operation of their applications 
and products using NXP Semiconductors products, and NXP Semiconductors 
accepts no liability for any assistance with applications or customer product 
design. It is customer’s sole responsibility to determine whether the NXP 
Semiconductors product is suitable and fit for the customer’s applications and 
products planned, as well as for the planned application and use of 
customer’s third party customer(s). Customers should provide appropriate 
design and operating safeguards to minimize the risks associated with their 
applications and products. 
NXP Semiconductors does not accept any liability related to any default, 
damage, costs or problem which is based on any weakness or default in the 
customer’s applications or products, or the application or use by customer’s 
third party customer(s). Customer is responsible for doing all necessary 
testing for the customer’s applications and products using NXP 
Semiconductors products in order to avoid a default of the applications and 
the products or of the application or use by customer’s third party 
customer(s). NXP does not accept any liability in this respect.
Limiting values — Stress above one or more limiting values (as defined in 
the Absolute Maximum Ratings System of IEC 60134) will cause permanent 
damage to the device. Limiting values are stress ratings only and (proper) 
operation of the device at these or any other conditions above those given in 
the Recommended operating conditions section (if present) or the 
Characteristics sections of this document is not warranted. Constant or 
repeated exposure to limiting values will permanently and irreversibly affect 
the quality and reliability of the device.
Terms and conditions of commercial sale — NXP Semiconductors 
products are sold subject to the general terms and conditions of commercial 
sale, as published at http://www.nxp.com/profile/terms, unless otherwise 
agreed in a valid written individual agreement. In case an individual 
agreement is concluded only the terms and conditions of the respective 
agreement shall apply. NXP Semiconductors hereby expressly objects to 
applying the customer’s general terms and conditions with regard to the 
purchase of NXP Semiconductors products by customer.
No offer to sell or license — Nothing in this document may be interpreted or 
construed as an offer to sell products that is open for acceptance or the grant, 
conveyance or implication of any license under any copyrights, patents or 
other industrial or intellectual property rights.
Document status[1][2] Product status[3] Definition
Objective [short] data sheet Development This document contains data from the objective specification for product development. 
Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. 
Product [short] data sheet Production This document contains the product specification. 74LVC169 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2012. All rights reserved.
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Export control — This document as well as the item(s) described herein 
may be subject to export control regulations. Export might require a prior 
authorization from competent authorities.
Non-automotive qualified products — Unless this data sheet expressly 
states that this specific NXP Semiconductors product is automotive qualified, 
the product is not suitable for automotive use. It is neither qualified nor tested 
in accordance with automotive testing or application requirements. NXP 
Semiconductors accepts no liability for inclusion and/or use of 
non-automotive qualified products in automotive equipment or applications.
In the event that customer uses the product for design-in and use in 
automotive applications to automotive specifications and standards, customer 
(a) shall use the product without NXP Semiconductors’ warranty of the 
product for such automotive applications, use and specifications, and (b) 
whenever customer uses the product for automotive applications beyond 
NXP Semiconductors’ specifications such use shall be solely at customer’s 
own risk, and (c) customer fully indemnifies NXP Semiconductors for any 
liability, damages or failed product claims resulting from customer design and 
use of the product for automotive applications beyond NXP Semiconductors’ 
standard warranty and NXP Semiconductors’ product specifications.
Translations — A non-English (translated) version of a document is for 
reference only. The English version shall prevail in case of any discrepancy 
between the translated and English versions.
16.4 Trademarks
Notice: All referenced brands, product names, service names and trademarks 
are the property of their respective owners.
17. Contact information
For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.comNXP Semiconductors 74LVC169
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